Search this site
Skip to main content
Skip to navigation
Profile
Background
Education
Publications
Research Interests
Students
Past students
Courses
Digital VLSI system
Electronics
Topic 5b: MOSFET DC Voltage Divider Bias
Topic 6a: Op-Amp Linear Applications
Inverting amplifier
Non-inverting amplifier
Voltage follower
Difference amplifier
Inverting summer amplifier
Non-inverting summer amplifier
Topic 6b: Op-Amp Non-Linear Applications
Quartus II tutorial
VLSI design automation
Digital Electronic
Analog and Digital Systems
Analog Quantities
Basic Logic Functions
Basic System Functions
Binary Digits and Logic Levels
Digital Waveforms
Integrated Circuits
Periodic Pulse Waveforms
Programmable Logic
Pulse Definitions
Pulse Definitions
Serial and Parallel Data
Test and Measurement Instruments
Timing Diagrams
VLSI Circuits and Design
Average Distribution of Channel Capacitance
Challenges in Digital Design
Cost of Integrated Circuits
Cost per Transistor
Current Determinates
Design Abstraction Levels
Design Metrics
Die Cost
Die Size Growth
Drain-Bulk Capacitance: Keq
ENIAC - The first electronic computer (1946)
Evolution in Complexity
Frequency
Intel 4004 Micro-Processor
Intel Pentium (IV) microprocessor
Long-Channel I-V Plot (NMOS)
Moore’s Law
Moore’s law in Microprocessors
MOS Capacitance Model
MOS Channel Capacitances
MOS Diffusion Capacitances
MOS ID-VGS Characteristics
MOS Intrinsic Capacitances
MOS Overlap Capacitances
Not Only Microprocessors
Power density
Power Dissipation
Power will be a major problem
Productivity Trends
Review: Reverse Bias Diode
Short Channel I-V Plot (NMOS)
Short Channel I-V Plot (PMOS)
Short-Channel Effects
Source Junction View
Sources of Capacitance
Subthreshold Conductance
Switch Model of NMOS Transistor
Switch Model of PMOS Transitor
The Body Effect (for NMOS transistor)
The First Computer
The First Integrated Circuits
The MOS Transistor
The NMOS Transistor Cross Section
The Threshold Voltage
The Transistor Modeled as a Switch
The Transistor Revolution
The Unified MOS Current-Source Model
Threshold Voltage concepts
Transistor as a Switch – Equivalent Resistance
Transistor Capacitance Values
Transistor Counts
Transistor in Linear Mode
Transistor in Saturation Mode
Velocity Saturation Effects
Voltage-Current Relation: Linear Mode
Voltage-Current Relation: Saturation Mode
Voltage-Current Relation: Velocity Saturation
Why Scaling?
DC Operation
Yield
Noise Margins
The Ideal Inverter
Mapping Logic Levels to the Voltage Domain
Steady State Response
CMOS Properties
CMOS Inverter Load Lines
CMOS Inverter VTC
Switch Model of Dynamic Behavior
Relative Transistor Sizing
Switching Threshold
Switch Threshold Example
Noise Margins: Determining VIH and VIL
CMOS Inverter VTC from Simulation
Gain Determinates
Impact of Process Variation on VTC Curve
Scaling the Supply Voltage
Delay Definitions
The Miller Effect
Extrinsic (Fan-Out) Capacitance
Layout of Two Chained Inverters
Components of CL
Inverter Propagation Delay
Inverter Transient Response
Design for Performance
NMOS/PMOS Ratio
PMOS/NMOS Ratio Effects
Device Sizing for Performance
Sizing Impacts on Delay
Impact of Fanout on Delay
Inverter Chain
Sizing the Inverters in the Chain
Determining N: Optimal Number of
Inverters
Optimum Effective Fan-Out
Example of Inverter (Buffer) Staging
Impact of Buffer Staging for Large CL
Input Signal Rise/Fall Time
Delay with Long Interconnects
Fan-In Considerations
Design Techniques
Sizing Logic Paths for Speed
Buffer Example
Logical Effort
Delay in a Logic Gate
Branching Effort
Multistage Networks
Optimum Effort per Stage
Optimal Number of Stages
Ratioed Logic
Active Loads
Pseudo-NMOS
Improved Loads
DCVSL Example
Pass-Transistor Logic
NMOS-Only Logic
Level Restoring Transistor
Restorer Sizing
Complementary Pass Transistor Logic
Transmission Gate
Resistance of Transmission Gate
Pass-Transistor Based Multiplexer
Delay in Transmission Gate Networks
Delay Optimization
Dynamic Logic
Properties of Dynamic Gates
Charge Leakage
Backgate Coupling
Clock Feedthrough
Cascading Dynamic Gates
Domino Logic
Footless Domino
NORA Logic
Design Technique Using Logical Effort
Intrinsic Delay Term
Logical Effort Term
Delay as a Function of Fan-Out
Path Delay Equation Derivation
Gate Sizes
Decoder Example
Limits of Logical Effort
Why Power Matters
Power and Energy Figures of Merit
Power versus Energy
Power in Circuit Elements
Charging a Capacitor
Switching Waveforms
PDP and EDP
CMOS Energy & Power Equations
Power Dissipation Sources
Switching Power Consumption
Lowering Switching Power
Short Circuit Power Consumption
Short Circuit Current Determinants
Impact of CL on Psc
Ipeak as a Function of CL
Psc as a Function of Rise/Fall Times
Switching Power Reduction
Clock Gating
Capacitance
VoltageFrequency
Static Power
Leakage (Static) Power Consumption
Leakage as a Function of VT
TSMC Processes Leakage and VT
Exponential Increase in Leakage Currents
Leakage Control
Gate Leakage
Junction Leakage
Power Gating
Review: Energy & Power Equations
Switching Power as a Function of Device Size
Switching Power Consumption is Data Dependent
NOR Gate Transition Probabilities
HWSWCodesign
Modelling memories
Parameterization
SoC design on Xilinx FPGAs
SoC design on Intel FPGAs
Platform based design frameworks
Introduction to System-on-chip
FPGA-based SoC
HWSW Co-design
Upgrading from Verilog to System Verilog
Variables definition
Operators and expressions
Constructs for design intent
Modelling FSM
System Verilog testbench
Self-checking testbench
Testbench with test vectors
System Verilog interface construct
Design using interface construct
HW/SW co-simulation models
System Verilog enhancements of task and function
Untimed functional (UTF) co-simulation modelling
HW/SW testbench, UTF co-simulation
Design alternatives for optimizations
RTL and HLS design flows
Modelling with System Verilog DPI-C
Loop unrolling in mapping of iterative algorithm
Flow graph model for performance estimation
Mapping arrays to memory block
Area optimization with serial processing
Latency optimization with datapath
Designs with concurrent-serial processing datapath
Pipelining definition and concepts
Measuring performance in pipelined architecture
Task pipelining
Loop pipelining
SAD algorithm and functional unit
Dot-product computation unit
Matrix multiplication unit
Basics of C-synthesis program
Default behavior and baseline implementation
Default interface synthesis
C-testbench and C/RTL co-simulation
Summary of optimization directives
Array mapping optimization
Loop optimization
Controlling the hardware cores
Writing HLS codes
Design considerations and guidelines
Dot-product computation unit
FIR digital filter
Matrix multiplication
Sobel filter
Links
Activities 2020
2020-01-01
2020-01-01
2020-01-02
2020-01-03
2020-01-04
2020-01-05
2020-01-05
2020-01-05
2020-01-06
2020-01-07
2020-01-08
2020-01-09
2020-01-10
2020-01-12
2020-01-13
2020-01-14
2020-01-15
2020-01-16
2020-01-17
2020-01-18
2020-01-19
2020-01-20
2020-01-21
2020-01-22
2020-01-22
2020-01-23
2020-01-24
2020-01-25
2020-01-26
2020-01-27
2020-01-28
2020-01-29
2020-01-30
2020-01-31
2020-02-01
2020-02-02
2020-02-03
2020-02-04
2020-02-05
2020-02-06
2020-02-07
2020-02-08
2020-02-09
2020-02-10
2020-02-11
2020-02-12
2020-02-13
2020-02-14
2020-02-15
2020-02-16
2020-02-17
2020-02-18
2020-02-19
2020-02-20
2020-02-21
2020-02-22
2020-02-23
2020-02-24
2020-02-25
2020-02-26
2020-02-27
2020-02-28
2020-02-29
2020-03-01
2020-03-02
2020-03-03
2020-03-04
2020-03-05
2020-03-06
2020-03-07
2020-03-08
2020-03-09
2020-03-10
2020-03-11
2020-03-12
2020-03-13
2020-03-14
2020-03-15
2020-03-16
2020-03-17
2020-03-18
2020-03-19
2020-03-20
2020-03-21
2020-03-22
2020-03-23
2020-03-24
2020-03-25
2020-03-26
2020-03-27
2020-03-28
2020-03-29
2020-03-30
2020-03-31
2020-04-01
2020-04-02
2020-04-03
2020-04-04
2020-04-05
2020-04-06
2020-04-07
2020-04-08
2020-04-09
2020-04-10
2020-04-11
2020-04-12
2020-04-13
2020-04-14
2020-04-15
2020-04-16
2020-04-17
2020-04-18
2020-04-19
2020-04-20
2020-04-21
2020-04-22
2020-04-23
2020-04-24
2020-04-25
2020-04-26
2020-04-27
2020-04-28
2020-04-29
2020-04-30
2020-05-01
2020-05-02
2020-05-03
2020-05-04
2020-05-05
2020-05-06
2020-05-07
2020-05-08
2020-05-09
2020-05-10
2020-05-11
2020-05-12
2020-05-13
2020-05-14
2020-05-15
2020-05-16
2020-05-17
2020-05-18
2020-05-19
2020-05-20
2020-05-21
2020-05-22
2020-05-23
2020-05-24
2020-05-25
2020-05-26
2020-05-27
2020-05-28
2020-05-29
2020-05-30
2020-05-31
2020-06-01
2020-06-02
2020-06-03
2020-06-04
2020-06-05
2020-06-06
2020-06-07
2020-06-10
2020-06-11
2020-06-12
2020-06-13
2020-06-14
2020-06-15
2020-06-16
2020-06-17
2020-06-18
2020-06-19
2020-06-20
2020-06-21
2020-06-22
2020-06-23
2020-06-24
2020-06-25
2020-06-26
2020-06-27
2020-06-28
2020-06-29
2020-06-30
2020-07-01
2020-07-02
2020-07-03
2020-07-04
2020-07-05
2020-07-06
2020-07-07
2020-07-08
2020-07-09
2020-07-10
2020-07-11
2020-07-12
2020-07-13
2020-07-14
2020-07-15
2020-07-16
2020-07-17
2020-07-18
2020-07-19
2020-07-20
2020-07-21
2020-07-22
2020-07-23
2020-07-24
2020-07-25
2020-07-26
2020-07-27
2020-07-28
2020-07-29
2020-07-30
2020-07-31
Activities 2021
Profile
Background
Education
Publications
Research Interests
Students
Past students
Courses
Digital VLSI system
Electronics
Topic 5b: MOSFET DC Voltage Divider Bias
Topic 6a: Op-Amp Linear Applications
Inverting amplifier
Non-inverting amplifier
Voltage follower
Difference amplifier
Inverting summer amplifier
Non-inverting summer amplifier
Topic 6b: Op-Amp Non-Linear Applications
Quartus II tutorial
VLSI design automation
Digital Electronic
Analog and Digital Systems
Analog Quantities
Basic Logic Functions
Basic System Functions
Binary Digits and Logic Levels
Digital Waveforms
Integrated Circuits
Periodic Pulse Waveforms
Programmable Logic
Pulse Definitions
Pulse Definitions
Serial and Parallel Data
Test and Measurement Instruments
Timing Diagrams
VLSI Circuits and Design
Average Distribution of Channel Capacitance
Challenges in Digital Design
Cost of Integrated Circuits
Cost per Transistor
Current Determinates
Design Abstraction Levels
Design Metrics
Die Cost
Die Size Growth
Drain-Bulk Capacitance: Keq
ENIAC - The first electronic computer (1946)
Evolution in Complexity
Frequency
Intel 4004 Micro-Processor
Intel Pentium (IV) microprocessor
Long-Channel I-V Plot (NMOS)
Moore’s Law
Moore’s law in Microprocessors
MOS Capacitance Model
MOS Channel Capacitances
MOS Diffusion Capacitances
MOS ID-VGS Characteristics
MOS Intrinsic Capacitances
MOS Overlap Capacitances
Not Only Microprocessors
Power density
Power Dissipation
Power will be a major problem
Productivity Trends
Review: Reverse Bias Diode
Short Channel I-V Plot (NMOS)
Short Channel I-V Plot (PMOS)
Short-Channel Effects
Source Junction View
Sources of Capacitance
Subthreshold Conductance
Switch Model of NMOS Transistor
Switch Model of PMOS Transitor
The Body Effect (for NMOS transistor)
The First Computer
The First Integrated Circuits
The MOS Transistor
The NMOS Transistor Cross Section
The Threshold Voltage
The Transistor Modeled as a Switch
The Transistor Revolution
The Unified MOS Current-Source Model
Threshold Voltage concepts
Transistor as a Switch – Equivalent Resistance
Transistor Capacitance Values
Transistor Counts
Transistor in Linear Mode
Transistor in Saturation Mode
Velocity Saturation Effects
Voltage-Current Relation: Linear Mode
Voltage-Current Relation: Saturation Mode
Voltage-Current Relation: Velocity Saturation
Why Scaling?
DC Operation
Yield
Noise Margins
The Ideal Inverter
Mapping Logic Levels to the Voltage Domain
Steady State Response
CMOS Properties
CMOS Inverter Load Lines
CMOS Inverter VTC
Switch Model of Dynamic Behavior
Relative Transistor Sizing
Switching Threshold
Switch Threshold Example
Noise Margins: Determining VIH and VIL
CMOS Inverter VTC from Simulation
Gain Determinates
Impact of Process Variation on VTC Curve
Scaling the Supply Voltage
Delay Definitions
The Miller Effect
Extrinsic (Fan-Out) Capacitance
Layout of Two Chained Inverters
Components of CL
Inverter Propagation Delay
Inverter Transient Response
Design for Performance
NMOS/PMOS Ratio
PMOS/NMOS Ratio Effects
Device Sizing for Performance
Sizing Impacts on Delay
Impact of Fanout on Delay
Inverter Chain
Sizing the Inverters in the Chain
Determining N: Optimal Number of
Inverters
Optimum Effective Fan-Out
Example of Inverter (Buffer) Staging
Impact of Buffer Staging for Large CL
Input Signal Rise/Fall Time
Delay with Long Interconnects
Fan-In Considerations
Design Techniques
Sizing Logic Paths for Speed
Buffer Example
Logical Effort
Delay in a Logic Gate
Branching Effort
Multistage Networks
Optimum Effort per Stage
Optimal Number of Stages
Ratioed Logic
Active Loads
Pseudo-NMOS
Improved Loads
DCVSL Example
Pass-Transistor Logic
NMOS-Only Logic
Level Restoring Transistor
Restorer Sizing
Complementary Pass Transistor Logic
Transmission Gate
Resistance of Transmission Gate
Pass-Transistor Based Multiplexer
Delay in Transmission Gate Networks
Delay Optimization
Dynamic Logic
Properties of Dynamic Gates
Charge Leakage
Backgate Coupling
Clock Feedthrough
Cascading Dynamic Gates
Domino Logic
Footless Domino
NORA Logic
Design Technique Using Logical Effort
Intrinsic Delay Term
Logical Effort Term
Delay as a Function of Fan-Out
Path Delay Equation Derivation
Gate Sizes
Decoder Example
Limits of Logical Effort
Why Power Matters
Power and Energy Figures of Merit
Power versus Energy
Power in Circuit Elements
Charging a Capacitor
Switching Waveforms
PDP and EDP
CMOS Energy & Power Equations
Power Dissipation Sources
Switching Power Consumption
Lowering Switching Power
Short Circuit Power Consumption
Short Circuit Current Determinants
Impact of CL on Psc
Ipeak as a Function of CL
Psc as a Function of Rise/Fall Times
Switching Power Reduction
Clock Gating
Capacitance
VoltageFrequency
Static Power
Leakage (Static) Power Consumption
Leakage as a Function of VT
TSMC Processes Leakage and VT
Exponential Increase in Leakage Currents
Leakage Control
Gate Leakage
Junction Leakage
Power Gating
Review: Energy & Power Equations
Switching Power as a Function of Device Size
Switching Power Consumption is Data Dependent
NOR Gate Transition Probabilities
HWSWCodesign
Modelling memories
Parameterization
SoC design on Xilinx FPGAs
SoC design on Intel FPGAs
Platform based design frameworks
Introduction to System-on-chip
FPGA-based SoC
HWSW Co-design
Upgrading from Verilog to System Verilog
Variables definition
Operators and expressions
Constructs for design intent
Modelling FSM
System Verilog testbench
Self-checking testbench
Testbench with test vectors
System Verilog interface construct
Design using interface construct
HW/SW co-simulation models
System Verilog enhancements of task and function
Untimed functional (UTF) co-simulation modelling
HW/SW testbench, UTF co-simulation
Design alternatives for optimizations
RTL and HLS design flows
Modelling with System Verilog DPI-C
Loop unrolling in mapping of iterative algorithm
Flow graph model for performance estimation
Mapping arrays to memory block
Area optimization with serial processing
Latency optimization with datapath
Designs with concurrent-serial processing datapath
Pipelining definition and concepts
Measuring performance in pipelined architecture
Task pipelining
Loop pipelining
SAD algorithm and functional unit
Dot-product computation unit
Matrix multiplication unit
Basics of C-synthesis program
Default behavior and baseline implementation
Default interface synthesis
C-testbench and C/RTL co-simulation
Summary of optimization directives
Array mapping optimization
Loop optimization
Controlling the hardware cores
Writing HLS codes
Design considerations and guidelines
Dot-product computation unit
FIR digital filter
Matrix multiplication
Sobel filter
Links
Activities 2020
2020-01-01
2020-01-01
2020-01-02
2020-01-03
2020-01-04
2020-01-05
2020-01-05
2020-01-05
2020-01-06
2020-01-07
2020-01-08
2020-01-09
2020-01-10
2020-01-12
2020-01-13
2020-01-14
2020-01-15
2020-01-16
2020-01-17
2020-01-18
2020-01-19
2020-01-20
2020-01-21
2020-01-22
2020-01-22
2020-01-23
2020-01-24
2020-01-25
2020-01-26
2020-01-27
2020-01-28
2020-01-29
2020-01-30
2020-01-31
2020-02-01
2020-02-02
2020-02-03
2020-02-04
2020-02-05
2020-02-06
2020-02-07
2020-02-08
2020-02-09
2020-02-10
2020-02-11
2020-02-12
2020-02-13
2020-02-14
2020-02-15
2020-02-16
2020-02-17
2020-02-18
2020-02-19
2020-02-20
2020-02-21
2020-02-22
2020-02-23
2020-02-24
2020-02-25
2020-02-26
2020-02-27
2020-02-28
2020-02-29
2020-03-01
2020-03-02
2020-03-03
2020-03-04
2020-03-05
2020-03-06
2020-03-07
2020-03-08
2020-03-09
2020-03-10
2020-03-11
2020-03-12
2020-03-13
2020-03-14
2020-03-15
2020-03-16
2020-03-17
2020-03-18
2020-03-19
2020-03-20
2020-03-21
2020-03-22
2020-03-23
2020-03-24
2020-03-25
2020-03-26
2020-03-27
2020-03-28
2020-03-29
2020-03-30
2020-03-31
2020-04-01
2020-04-02
2020-04-03
2020-04-04
2020-04-05
2020-04-06
2020-04-07
2020-04-08
2020-04-09
2020-04-10
2020-04-11
2020-04-12
2020-04-13
2020-04-14
2020-04-15
2020-04-16
2020-04-17
2020-04-18
2020-04-19
2020-04-20
2020-04-21
2020-04-22
2020-04-23
2020-04-24
2020-04-25
2020-04-26
2020-04-27
2020-04-28
2020-04-29
2020-04-30
2020-05-01
2020-05-02
2020-05-03
2020-05-04
2020-05-05
2020-05-06
2020-05-07
2020-05-08
2020-05-09
2020-05-10
2020-05-11
2020-05-12
2020-05-13
2020-05-14
2020-05-15
2020-05-16
2020-05-17
2020-05-18
2020-05-19
2020-05-20
2020-05-21
2020-05-22
2020-05-23
2020-05-24
2020-05-25
2020-05-26
2020-05-27
2020-05-28
2020-05-29
2020-05-30
2020-05-31
2020-06-01
2020-06-02
2020-06-03
2020-06-04
2020-06-05
2020-06-06
2020-06-07
2020-06-10
2020-06-11
2020-06-12
2020-06-13
2020-06-14
2020-06-15
2020-06-16
2020-06-17
2020-06-18
2020-06-19
2020-06-20
2020-06-21
2020-06-22
2020-06-23
2020-06-24
2020-06-25
2020-06-26
2020-06-27
2020-06-28
2020-06-29
2020-06-30
2020-07-01
2020-07-02
2020-07-03
2020-07-04
2020-07-05
2020-07-06
2020-07-07
2020-07-08
2020-07-09
2020-07-10
2020-07-11
2020-07-12
2020-07-13
2020-07-14
2020-07-15
2020-07-16
2020-07-17
2020-07-18
2020-07-19
2020-07-20
2020-07-21
2020-07-22
2020-07-23
2020-07-24
2020-07-25
2020-07-26
2020-07-27
2020-07-28
2020-07-29
2020-07-30
2020-07-31
Activities 2021
More
Profile
Background
Education
Publications
Research Interests
Students
Past students
Courses
Digital VLSI system
Electronics
Topic 5b: MOSFET DC Voltage Divider Bias
Topic 6a: Op-Amp Linear Applications
Inverting amplifier
Non-inverting amplifier
Voltage follower
Difference amplifier
Inverting summer amplifier
Non-inverting summer amplifier
Topic 6b: Op-Amp Non-Linear Applications
Quartus II tutorial
VLSI design automation
Digital Electronic
Analog and Digital Systems
Analog Quantities
Basic Logic Functions
Basic System Functions
Binary Digits and Logic Levels
Digital Waveforms
Integrated Circuits
Periodic Pulse Waveforms
Programmable Logic
Pulse Definitions
Pulse Definitions
Serial and Parallel Data
Test and Measurement Instruments
Timing Diagrams
VLSI Circuits and Design
Average Distribution of Channel Capacitance
Challenges in Digital Design
Cost of Integrated Circuits
Cost per Transistor
Current Determinates
Design Abstraction Levels
Design Metrics
Die Cost
Die Size Growth
Drain-Bulk Capacitance: Keq
ENIAC - The first electronic computer (1946)
Evolution in Complexity
Frequency
Intel 4004 Micro-Processor
Intel Pentium (IV) microprocessor
Long-Channel I-V Plot (NMOS)
Moore’s Law
Moore’s law in Microprocessors
MOS Capacitance Model
MOS Channel Capacitances
MOS Diffusion Capacitances
MOS ID-VGS Characteristics
MOS Intrinsic Capacitances
MOS Overlap Capacitances
Not Only Microprocessors
Power density
Power Dissipation
Power will be a major problem
Productivity Trends
Review: Reverse Bias Diode
Short Channel I-V Plot (NMOS)
Short Channel I-V Plot (PMOS)
Short-Channel Effects
Source Junction View
Sources of Capacitance
Subthreshold Conductance
Switch Model of NMOS Transistor
Switch Model of PMOS Transitor
The Body Effect (for NMOS transistor)
The First Computer
The First Integrated Circuits
The MOS Transistor
The NMOS Transistor Cross Section
The Threshold Voltage
The Transistor Modeled as a Switch
The Transistor Revolution
The Unified MOS Current-Source Model
Threshold Voltage concepts
Transistor as a Switch – Equivalent Resistance
Transistor Capacitance Values
Transistor Counts
Transistor in Linear Mode
Transistor in Saturation Mode
Velocity Saturation Effects
Voltage-Current Relation: Linear Mode
Voltage-Current Relation: Saturation Mode
Voltage-Current Relation: Velocity Saturation
Why Scaling?
DC Operation
Yield
Noise Margins
The Ideal Inverter
Mapping Logic Levels to the Voltage Domain
Steady State Response
CMOS Properties
CMOS Inverter Load Lines
CMOS Inverter VTC
Switch Model of Dynamic Behavior
Relative Transistor Sizing
Switching Threshold
Switch Threshold Example
Noise Margins: Determining VIH and VIL
CMOS Inverter VTC from Simulation
Gain Determinates
Impact of Process Variation on VTC Curve
Scaling the Supply Voltage
Delay Definitions
The Miller Effect
Extrinsic (Fan-Out) Capacitance
Layout of Two Chained Inverters
Components of CL
Inverter Propagation Delay
Inverter Transient Response
Design for Performance
NMOS/PMOS Ratio
PMOS/NMOS Ratio Effects
Device Sizing for Performance
Sizing Impacts on Delay
Impact of Fanout on Delay
Inverter Chain
Sizing the Inverters in the Chain
Determining N: Optimal Number of
Inverters
Optimum Effective Fan-Out
Example of Inverter (Buffer) Staging
Impact of Buffer Staging for Large CL
Input Signal Rise/Fall Time
Delay with Long Interconnects
Fan-In Considerations
Design Techniques
Sizing Logic Paths for Speed
Buffer Example
Logical Effort
Delay in a Logic Gate
Branching Effort
Multistage Networks
Optimum Effort per Stage
Optimal Number of Stages
Ratioed Logic
Active Loads
Pseudo-NMOS
Improved Loads
DCVSL Example
Pass-Transistor Logic
NMOS-Only Logic
Level Restoring Transistor
Restorer Sizing
Complementary Pass Transistor Logic
Transmission Gate
Resistance of Transmission Gate
Pass-Transistor Based Multiplexer
Delay in Transmission Gate Networks
Delay Optimization
Dynamic Logic
Properties of Dynamic Gates
Charge Leakage
Backgate Coupling
Clock Feedthrough
Cascading Dynamic Gates
Domino Logic
Footless Domino
NORA Logic
Design Technique Using Logical Effort
Intrinsic Delay Term
Logical Effort Term
Delay as a Function of Fan-Out
Path Delay Equation Derivation
Gate Sizes
Decoder Example
Limits of Logical Effort
Why Power Matters
Power and Energy Figures of Merit
Power versus Energy
Power in Circuit Elements
Charging a Capacitor
Switching Waveforms
PDP and EDP
CMOS Energy & Power Equations
Power Dissipation Sources
Switching Power Consumption
Lowering Switching Power
Short Circuit Power Consumption
Short Circuit Current Determinants
Impact of CL on Psc
Ipeak as a Function of CL
Psc as a Function of Rise/Fall Times
Switching Power Reduction
Clock Gating
Capacitance
VoltageFrequency
Static Power
Leakage (Static) Power Consumption
Leakage as a Function of VT
TSMC Processes Leakage and VT
Exponential Increase in Leakage Currents
Leakage Control
Gate Leakage
Junction Leakage
Power Gating
Review: Energy & Power Equations
Switching Power as a Function of Device Size
Switching Power Consumption is Data Dependent
NOR Gate Transition Probabilities
HWSWCodesign
Modelling memories
Parameterization
SoC design on Xilinx FPGAs
SoC design on Intel FPGAs
Platform based design frameworks
Introduction to System-on-chip
FPGA-based SoC
HWSW Co-design
Upgrading from Verilog to System Verilog
Variables definition
Operators and expressions
Constructs for design intent
Modelling FSM
System Verilog testbench
Self-checking testbench
Testbench with test vectors
System Verilog interface construct
Design using interface construct
HW/SW co-simulation models
System Verilog enhancements of task and function
Untimed functional (UTF) co-simulation modelling
HW/SW testbench, UTF co-simulation
Design alternatives for optimizations
RTL and HLS design flows
Modelling with System Verilog DPI-C
Loop unrolling in mapping of iterative algorithm
Flow graph model for performance estimation
Mapping arrays to memory block
Area optimization with serial processing
Latency optimization with datapath
Designs with concurrent-serial processing datapath
Pipelining definition and concepts
Measuring performance in pipelined architecture
Task pipelining
Loop pipelining
SAD algorithm and functional unit
Dot-product computation unit
Matrix multiplication unit
Basics of C-synthesis program
Default behavior and baseline implementation
Default interface synthesis
C-testbench and C/RTL co-simulation
Summary of optimization directives
Array mapping optimization
Loop optimization
Controlling the hardware cores
Writing HLS codes
Design considerations and guidelines
Dot-product computation unit
FIR digital filter
Matrix multiplication
Sobel filter
Links
Activities 2020
2020-01-01
2020-01-01
2020-01-02
2020-01-03
2020-01-04
2020-01-05
2020-01-05
2020-01-05
2020-01-06
2020-01-07
2020-01-08
2020-01-09
2020-01-10
2020-01-12
2020-01-13
2020-01-14
2020-01-15
2020-01-16
2020-01-17
2020-01-18
2020-01-19
2020-01-20
2020-01-21
2020-01-22
2020-01-22
2020-01-23
2020-01-24
2020-01-25
2020-01-26
2020-01-27
2020-01-28
2020-01-29
2020-01-30
2020-01-31
2020-02-01
2020-02-02
2020-02-03
2020-02-04
2020-02-05
2020-02-06
2020-02-07
2020-02-08
2020-02-09
2020-02-10
2020-02-11
2020-02-12
2020-02-13
2020-02-14
2020-02-15
2020-02-16
2020-02-17
2020-02-18
2020-02-19
2020-02-20
2020-02-21
2020-02-22
2020-02-23
2020-02-24
2020-02-25
2020-02-26
2020-02-27
2020-02-28
2020-02-29
2020-03-01
2020-03-02
2020-03-03
2020-03-04
2020-03-05
2020-03-06
2020-03-07
2020-03-08
2020-03-09
2020-03-10
2020-03-11
2020-03-12
2020-03-13
2020-03-14
2020-03-15
2020-03-16
2020-03-17
2020-03-18
2020-03-19
2020-03-20
2020-03-21
2020-03-22
2020-03-23
2020-03-24
2020-03-25
2020-03-26
2020-03-27
2020-03-28
2020-03-29
2020-03-30
2020-03-31
2020-04-01
2020-04-02
2020-04-03
2020-04-04
2020-04-05
2020-04-06
2020-04-07
2020-04-08
2020-04-09
2020-04-10
2020-04-11
2020-04-12
2020-04-13
2020-04-14
2020-04-15
2020-04-16
2020-04-17
2020-04-18
2020-04-19
2020-04-20
2020-04-21
2020-04-22
2020-04-23
2020-04-24
2020-04-25
2020-04-26
2020-04-27
2020-04-28
2020-04-29
2020-04-30
2020-05-01
2020-05-02
2020-05-03
2020-05-04
2020-05-05
2020-05-06
2020-05-07
2020-05-08
2020-05-09
2020-05-10
2020-05-11
2020-05-12
2020-05-13
2020-05-14
2020-05-15
2020-05-16
2020-05-17
2020-05-18
2020-05-19
2020-05-20
2020-05-21
2020-05-22
2020-05-23
2020-05-24
2020-05-25
2020-05-26
2020-05-27
2020-05-28
2020-05-29
2020-05-30
2020-05-31
2020-06-01
2020-06-02
2020-06-03
2020-06-04
2020-06-05
2020-06-06
2020-06-07
2020-06-10
2020-06-11
2020-06-12
2020-06-13
2020-06-14
2020-06-15
2020-06-16
2020-06-17
2020-06-18
2020-06-19
2020-06-20
2020-06-21
2020-06-22
2020-06-23
2020-06-24
2020-06-25
2020-06-26
2020-06-27
2020-06-28
2020-06-29
2020-06-30
2020-07-01
2020-07-02
2020-07-03
2020-07-04
2020-07-05
2020-07-06
2020-07-07
2020-07-08
2020-07-09
2020-07-10
2020-07-11
2020-07-12
2020-07-13
2020-07-14
2020-07-15
2020-07-16
2020-07-17
2020-07-18
2020-07-19
2020-07-20
2020-07-21
2020-07-22
2020-07-23
2020-07-24
2020-07-25
2020-07-26
2020-07-27
2020-07-28
2020-07-29
2020-07-30
2020-07-31
Activities 2021
Layout of Two Chained Inverters
Report abuse
Page details
Page updated
Report abuse
